Abstract -MOD/R models all views on the design space in relations. This is achieved by eliminating the package constraints, as are apparent in PCB oriented hardware description languages. Assisted by knowledge engineering it allows for a top-down, mostly hierarchical decomposition, virtually eliminating the need for bottom-up assembly.
Introduction
IC design is still based on a hierarchy of fabrication technologies and therefore on a hierarchy of packages as there are integrated circuits (ICs), thermal conduction modules (TDMs), printed circuit boards (PCBs), racks, cabinets, etc. Consequently, a range of CAD programs and data bases exists to accommodate these differing realizations.
This situation might have been acceptable in the early days of chip design, when the chip was nothing more than an odd collection of components put together by a physics-oriented specialist. Nowadays, however, it should be rejected for two reasons. First of all, the package limitation has become obsolete now that an entire system can be realized on a single chip or even a single wafer. Moreover, this limitation considerably restricts the possibility to use silicon efficiently. Secondly, the requirement that he or she should learn to deal with a wide range of design tools, slows down the education of the designer in an era when so many of them are needed.
A fresh start is necessary, keeping in mind the intricacies of VLSI and aiming for a single design language and a single design environment. Such an approach, however, entails a new set of CAD tools tailored to these needs: MOD/R aims to provide these.
MOI)/R is based on an enforced separated h ierarehg, that eliminates process dependency from the initial specification and allows for a formal proof. By means of qualitg factors this specification is rearranged in order to get the best layout in a top-down fashion. At the back-end, knowledge ~ based module generators are used that are able to produce full custom designs. This virtually eliminates the need for cell libraries and totally eliminates the need for various cell library versions, which provides an alternative look on the phenomenon of second-sourcing.
ttierarchy
The obvious way to solve a complex problem is to divide it into parts. Such a "divide-and-conquer" approach can only solve the problem, however, when the complexity of the sum of the parts is less than the complexity of the original problem. This is not always the case. For instance the IEEE-488/1978 measurement interface standard was specified as a set of 10 separate functions [2] ; their interrelations were so complex, however, that most of the initial realizations had at best minor bugs. This circuit was relatively small; for larger circuits the problems grow exponentially.
For this reason the notion of hierarchy and therefore abstraction has been introduced. The circuit is gradually divided into parts, where each division introduces a new but lower level of abstraction. Such a specification can be viewed as a tree, the root of which represents the most abstract specification and the leaves of which represent the least abstract one Nothing is stipulated on the precise content of the intermediate specifications. Rather, it is assumed that the tree reflects the layout in a one-to-one correspondence.
In a separated hierarchy all computation as derived from the specification is confined to the leaf cells [3] . All intermediate cells reflect only an order of composition (assuming the existence of "flexible" or "gummy" cells). This separates behavior from structure, thereby eliminating process dependency. The restrictions on the compound cells have to be relieved somewhat to allow for relabeling. The leaf cells are distinct, hence the need for logic collapsing arises: if several leaf cells each encapsulate one and the same logic function, they are close to each other and they are used in different time intervals, they can be allowed to share the same hardware provided that their l/O-signals ~re relabeled. The hardware overhead necessary for this relabeling (e.g. multiplexers and demultiplexers) is not considered to be part of the "computation" and is therefore permitted to be part of composite cells. Examples of different ways to specify a hierarchy are illustrated in Figure 1 (the sytem described is a controller for a read function). MOD/R requires that a separated hierarchy is used for the complete specification of a chip. In fact, when a specification is validated to obey the requirements of a separated hierarchy, it can be proven to be correct rather than being simulated (which after all cannot guarantee correctness). For instance, the specification can be made in terms of state diagrams [1] .
The design is entered in an SADT-IiKe (Structured Analysis and Design Technique) graphical notation [4] . Every design part is represented as a rectangle with on the left hand side the incoming data signals, on the right hand side the outgoing data signals, on the upper side the control signals and on the lower side the environmental constraints.
Each design part is associated with a document which describes its internal and external behavior, as well as its internal and external structure. As such, the graphical representation acts as the gateway to the design files. During the step-wise refinement the system is partitioned and more documents are generated. This ensures that design is always documented, which eases e.g. debugging. Essentially there are three approaches to partitioning and hence three sets of labels that can be attached to design parts. The first distinction is between functional and distributive partitions. In a functional partitioning the cuts in the design are made perpendicular to the data flow; distributive partitioning, however, slices the design parallel to the data flow. The second distinction is between local and global partitioning. In a local partitioning all parts are kept within the data flow; in a global partition partitioning a second data flow is introduced. ]'he third distinction is between logic and logistic: logic is an essential part of the data flow, whereas logistic concern power lines, clock signals etc. These three approaches in partitioning have a clear impact on the floor plan. MOD/R operates on the different labels to format an initial specification such that it optimally fits in a proposed floor plan.
The partitioning of a data path is a straightforward action that is often encountered in practice. Recently it has been shown that a control path can be partitioned too. Figure 3 gives a schematic illustration of the different ways of partitioning.
Quality factors
Recently members of our group have concentrated on the use of qualitg factors as a means for the evaluation of the different steps in the topdown design process [5] . Lance. Because the absolute module placement basically depends on the average character of its terminals, the physical placement factor (pf) is introduced. Each terminal connecting the module with an input, output or control signal of the main function to be realized (i.e. of the system Lo be inLegrated as a whole) contributes to the absoluLe placcmenL of Lhe module. The weight of the contribution depends on the kind of signal LhaL is transported via a terminal (see Figure 4) The quality of the resulting floor plan is evaluated by considering three factors. The contact defect factor (cdf) of a floor plan is the sum of values of all module interconnections which have to cross other module domains. If a connection between Lwo modules has to cross another module, the value of the interconnect.ion is taken into account. The total length of wires (tlw) interconnecting the different modules is also of importance. The area occupied by wiring will be proportional to this quality factor. The wire usage factor (wf) is the sum of the quotients of signal weight and the length of the interconnection via which the signal is transported. The best quality is found when cdf and tlw are minimal and wf is maximal.
A theoretical example
The main objective of this example is the demonstration of the use of the proposed quality factors. The design process starts with the top-level specification of the function (see Figure 6) . The first one, OOAC (One-Dimensional Array Corn= piler) is standard cell oriented. It allows standard cells to be connected in a row and to be wired externally. The result is then stored as a new standard cell. ODAC not only supports standard eells, but also gate arrays, cell arrays and Weinberger arrays configured according to the description given by a separate image compiler.
The alternative is RAC (Regular Array Compiler). From a library of basic cells it composes a twodimensional layout in a way similar to current day PI,A compilers. However, only cells performing a certain computation are used; wiring cells are generated from the terminal description. This concept limits the number of cells to be dealt with considerably; in a PI,A, for instance, 30% of the cells in use do not contribute to the functionality of the PEA. The input to RAC is a floor plan description in the form of a regular expression. This not only results in an easy interface to the MOD/R specification language, but also in the capability to generate any regular two-dimensional array.
Most cells in a cell library look alike. The differences between some of them are sometimes marginal. This would not have been necessary, if cells would be generated from a generalized image. For instance in a cell library a lot of cells are latches with small variations. They could have been generated from a single general-purpose latch. A part of MOD/R, called miniSEN, is a set of rules written in PROLOG, that generates a mask layout from an example layout according to the redesign principle; the output is a cell layout that fits optimally inside its environment, miniBEN has more or less the same objectives as TOPOLOGIZER [6] First of all miniBEN performs a rough geometric placement and a first assignment of wires to mask layers from the specification of the target cell area and terminal placement. In subsequent steps the cell is compacted by replacing devices, removing and inserting contact windows and changing wire layers and connections. miniBEN has three sets of rules: process rules, common sense rules and e×pert rules, Process rules describe the basic set of elements to b< transistors and contact windows and the way these are related to wires on the various layers. The common sense rules manipulate the masks in order to remove spurious contact windows, change wire layer levels, rotate design elements, etc. In other words, they act on the layout as any layman with common sense would do. The expert rules are the most comprehensive as they require the knowledge extracted from the experienced designer.
Discussion
MOD/R strives for top-down only VLSI design. Some of the tools are still in an experimental stage; other parts, however, such as the one-and twodimensional cell generators and the quality factors are already usable. What is still needed is the extension of the expert rules of miniBEN and the linking of the software packages on a graphic interface. A trial run has been made on a chip that performs a function within the PRX/D digital switching system according to CCITT recommendation G741. The floor plan of the original chip, that was designed using conventional tools is shown in Figure 11 ; figure 12 show the new one. It measures 30 sq. ram. excluding peripherals. Our floor plan gives rise to about the same chip. However, it was designed in just a couple of weeks and has has a considerably lower contact defect ratio. One may therefore expect a faster chip. What is more important, it shows that MOD/R is capable of coping with complexity in a balanced way.
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